



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/898,431	07/02/2001	Yuri Granik	1011-78093-02	1914
46432 7590 07/25/2007 KLARQUIST SPARKMAN, LLP 121 S.W. SALMON STREET SUITE 1600 PORTLAND, OR 97204			EXAMINER STEVENS, THOMAS H	
			ART UNIT 2121	PAPER NUMBER
			MAIL DATE 07/25/2007	DELIVERY MODE PAPER

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

<b>Office Action Summary</b>	<b>Application No.</b>	<b>Applicant(s)</b>	
	09/898,431	GRANIK ET AL.	
	<b>Examiner</b>	<b>Art Unit</b>	
	Thomas H. Stevens	2121	

**-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --**

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 16 May 2007.
- 2a) ☒ This action is **FINAL**.                      2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-14 and 20-33 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-14 and 20-33 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All    b) ☐ Some \*    c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- |  |   |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)          | 4) <input type="checkbox"/> Interview Summary (PTO-413)           |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____                                      |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)          | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date _____  | 6) <input type="checkbox"/> Other: _____                          |

## DETAILED ACTION

1. Claims 1-14, 20-33 were examined.

### ***Section I: Final Rejection***

#### ***Claim Rejections - 35 USC § 112***

2. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter, which the applicant regards as his invention.

3. Claims 23, 24 and 25 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.
4. A broad range or limitation together with a narrow range or limitation that falls within the broad range or limitation (in the same claim) is considered indefinite, since the resulting claim does not clearly set forth the metes and bounds of the patent protection desired. See MPEP § 2173.05(c). Note the explanation given by the Board of Patent Appeals and Interferences in *Ex parte Wu*, 10 USPQ2d 2031, 2033 (Bd. Pat. App. & Inter. 1989), as to where broad language is followed by "such as" and then narrow language. The Board stated that this can render a claim indefinite by raising a question or doubt as to whether the feature introduced by such language is (a) merely exemplary of the remainder of the claim, and therefore not required, or (b) a required feature of the claims. Note also, for example, the decisions of *Ex parte Steigewald*, 131 USPQ 74 (Bd. App. 1961); *Ex parte Hall*, 83 USPQ 38 (Bd. App. 1948); and *Ex parte Hasche*, 86 USPQ 481 (Bd. App. 1949). In the present instance, claims 24 and 25

recites the broad recitation of conducting **a simulation**, while its independent claim is performing an **etch simulation**.

***Claim Rejections - 35 USC § 102***

5. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

6. Claims 1-14, and 20-33 are rejected under 35 U.S.C. 102(e) as being anticipated by Kim et al., (US Patent 6,544,699; hereafter Kim). Kim teaches a method for improving the accuracy of model-based optical proximity correction (OPC) (abstract).

Claim 1. A method of compensating mask/reticle data ("mask error effect can be checked, column 5, lines 58-60) for lithographic process distortions ("empirical data...process distortions", column 2, lines 30-35), comprising the acts of: reading a set of mask/reticle data ("mask error effect can be checked, column 5, lines 58-60)that defines at least one feature to be created lithographically (column 2, lines 56-63); performing an etch simulation ("lithographic imaging and semiconductor process simulation..." column 2, lines 59-62)of etch effects (column 2, lines 23-25) that would occur if a wafer (columns 4-5, lines 66-67 and 1-3, respectively) is exposed ("selected exposure", column 4, lines 44-50) using a mask/reticle corresponding to the set of mask/reticle data ("mask error effect can be checked,

column 5, lines 58-60) and etched with an etch process (fabrication part of the etching process column 4, lines 3-6 dealing with its dimensions, column 4, lines 44-50); using results of the etch simulation ("lithographic imaging and semiconductor process simulation..." column 2, lines 59-62) to produce an etch-compensated set of mask/reticle data ("mask error effect can be checked, column 5, lines 58-60) that are compensated for the etch effects (column 2, lines 23-25) and performing optical process correction (OPC) (column 4, lines 20-25) to produce a set of OPC-corrected mask/reticle data ("mask error effect can be checked, column 5, lines 58-60) that compensate for optical/resist process distortions using the etch-compensated set of mask/reticle data ("mask error effect can be checked, column 5, lines 58-60) as an input.

Claim 2. The method of Claim 1, comprising an additional act of exporting the OPC-corrected set of mask/reticle data ("mask error effect can be checked, column 5, lines 58-60) to a mask/reticle writer to manufacture a corresponding mask/reticle.

Claim 3. The method of Claim 1, in which the act of performing a simulation ("lithographic imaging and semiconductor process simulation..." column 2, lines 59-62) includes accessing a set of predetermined rules ("optical rules checker", column 1, line 59) for the etch process (fabrication part of the etching process column 4, lines 3-6 dealing with its dimensions, column 4, lines 44-50).

Claim 4: The method of Claim 1, in which the act of performing a simulation("lithographic imaging and semiconductor process simulation..." column 2, lines 59-62) includes accessing a table of predetermined values for the etch process (fabrication part of the etching process column 4, lines 3-6 dealing with its dimensions, column 4, lines 44-50).

Claim 5. A method of compensating mask/reticle data ("mask error effect can be checked, column 5, lines 58-60)for lithographic process distortions ("empirical data...process distortions", column 2, lines 30-35), comprising the acts of: reading a set of mask/reticle data ("mask error effect can be checked, column 5, lines 58-60)that defines at least one feature to be created lithographically (column 2, lines 56-63); performing an etch simulation ("lithographic imaging and semiconductor process simulation..." column 2, lines 59-62)of etch effects (column 2, lines 23-25)that would occur if a wafer (columns 4-5, lines 66-67 and 1-3, respectively) is exposed ("selected exposure", column 4, lines 44-50) using a mask/reticle corresponding to the set of mask/reticle data ("mask error effect can be checked, column 5, lines 58-60)and etched with an etch process (fabrication part of the etching process column 4, lines 3-6 dealing with its dimensions, column 4, lines 44-50); calculating etch biases from results of the etch simulation; and applying previously calculated etch biases within a model-based optical process correction (OPC) (column 4, lines 20-25)loop that adjusts the mask/reticle data ("mask error effect can be checked, column 5, lines 58-60)for optical/resist process distortions.

Art Unit: 2121

Claim 6 The method of Claim 5, in which the act of performing a simulation ("lithographic imaging and semiconductor process simulation..." column 2, lines 59-62) includes accessing a set of predetermined rules ("optical rules checker", column 1, line 59) for the etch process (fabrication part of the etching process column 4, lines 3-6 dealing with its dimensions, column 4, lines 44-50).

Claim 7. The method of Claim 5, in which the act of performing a simulation ("lithographic imaging and semiconductor process simulation..." column 2, lines 59-62) includes accessing a table of predetermined values for the etch process (fabrication part of the etching process column 4, lines 3-6 dealing with its dimensions, column 4, lines 44-50).

Claim 8: A computer-readable media having a sequence of programmed instructions stored thereon that when executed by a computer causes the computer to perform the acts of: reading a set of mask/reticle data ("mask error effect can be checked, column 5, lines 58-60) that defines at least one feature to be created lithographically (column 2, lines 56-63); performing an etch simulation ("lithographic imaging and semiconductor process simulation..." column 2, lines 59-62) of etch effects (column 2, lines 23-25) that would occur if a wafer (columns 4-5, lines 66-67 and 1-3, respectively) is exposed ("selected exposure", column 4, lines 44-50) using a mask/reticle corresponding to the set of mask/reticle data ("mask error effect can be checked, column 5, lines 58-60) and etched with an etch process (fabrication part of the etching process column 4, lines 3-6 dealing with its dimensions, column 4, lines 44-50); using

Art Unit: 2121

the results of the etch simulation ("lithographic imaging and semiconductor process simulation..." column 2, lines 59-62) to produce an etch-compensated set of mask/reticle data ("mask error effect can be checked, column 5, lines 58-60) that are compensated for the etch effects (column 2, lines 23-25) performing optical process correction (OPC) (column 4, lines 20-25) to produce a set of OPC-corrected mask/reticle data compensate for optical/resist process distortions using the etch-compensated set of mask/reticle data ("mask error effect can be checked, column 5, lines 58-60) as an input.

Claim 9. The computer-readable media of Claim 8, wherein the sequence of programmed instructions causes the computer to export OPC- corrected mask/reticle data ("mask error effect can be checked, column 5, lines 58-60) to a mask/reticle writer to manufacture a corresponding mask/reticle.

Claim 10. The computer readable media of Claim 8, in which the act of performing a simulation ("lithographic imaging and semiconductor process simulation..." column 2, lines 59-62) includes accessing a set of predetermined rules ("optical rules checker", column 1, line 59) for the etch process (fabrication part of the etching process column 4, lines 3-6 dealing with its dimensions, column 4, lines 44-50).

Claim 11. The computer readable media of Claim 8, in which the act of performing a simulation includes accessing a table of predetermined values for the etch



process (fabrication part of the etching process column 4, lines 3-6 dealing with its dimensions, column 4, lines 44-50).

Claim 12. A computer readable media having a sequence of programmed instructions stored thereon that when executed by a computer causes the computer to perform the acts of: reading a set of mask/reticle data ("mask error effect can be checked, column 5, lines 58-60)that defines at least one feature to be created lithographically (column 2, lines 56-63); performing an etch simulation ("lithographic imaging and semiconductor process simulation..." column 2, lines 59-62)of etch effects (column 2, lines 23-25)that would occur if a wafer (columns 4-5, lines 66-67 and 1-3, respectively) is exposed ("selected exposure", column 4, lines 44-50) with a mask/reticle corresponding to the set of mask/reticle data ("mask error effect can be checked, column 5, lines 58-60)and etched with an etch process (fabrication part of the etching process column 4, lines 3-6 dealing with its dimensions, column 4, lines 44-50); calculating etch biases from results of the etch simulation; and applying previously calculated etch biases in a model-based optical process correction (OPC) (column 4, lines 20-25)loop that adjusts the mask/reticle data ("mask error effect can be checked, column 5, lines 58-60)for optical/resist process distortions.

Claim 13 The computer readable media of Claim 12, in which the act of performing a simulation ("lithographic imaging and semiconductor process

Art Unit: 2121

simulation..." column 2, lines 59-62) includes accessing a set of predetermined rules ("optical rules checker", column 1, line 59) for the etch process (fabrication part of the etching process column 4, lines 3-6 dealing with its dimensions, column 4, lines 44-50).

Claim 14 The computer readable media of Claim 12, in which the act of performing a simulation ("lithographic imaging and semiconductor process simulation..." column 2, lines 59-62) includes accessing a table of predetermined values for the etch process (fabrication part of the etching process column 4, lines 3-6 dealing with its dimensions, column 4, lines 44-50).

Claim 20. A device that is formed on a wafer (columns 4-5, lines 66-67 and 1-3, respectively) created by the acts of: reading a set of mask/reticle data ("mask error effect can be checked, column 5, lines 58-60) that defines at least one feature to be created lithographically (column 2, lines 56-63); performing an etch simulation ("lithographic imaging and semiconductor process simulation..." column 2, lines 59-62) of etch effects (column 2, lines 23-25) that would occur if a wafer (columns 4-5, lines 66-67 and 1-3, respectively) is exposed ("selected exposure", column 4, lines 44-50) using a mask/reticle corresponding to the set of mask/reticle data ("mask error effect can be checked, column 5, lines 58-60) and etched with an etch process (fabrication part of the etching process column 4, lines 3-6 dealing with its dimensions, column 4, lines 44-50); using results of the etch simulation ("lithographic

Art Unit: 2121

imaging and semiconductor process simulation..." column 2, lines 59-62) to produce an etch- compensated set of mask/reticle data ("mask error effect can be checked, column 5, lines 58-60) that are compensated for the etch effects (column 2, lines 23-25) performing optical process correction (OPC) (column 4, lines 20-25) to produce OPC-corrected mask/reticle data ("mask error effect can be checked, column 5, lines 58-60) that are compensated for optical/resist process distortions using the etch-compensated set of mask/reticle data ("mask error effect can be checked, column 5, lines 58-60) as an input exporting the OPC-corrected set of mask/reticle data ("mask error effect can be checked, column 5, lines 58-60) to a mask/reticle writer to manufacture a corresponding mask/reticle; and using the mask/reticle to create the device on the wafer (columns 4-5, lines 66-67 and 1-3, respectively).

Claim 21 The device of Claim 20, in which the act of performing a simulation ("lithographic imaging and semiconductor process simulation..." column 2, lines 59-62) includes accessing a set of predetermined rules ("optical rules checker", column 1, line 59) for the etch process (fabrication part of the etching process column 4, lines 3-6 dealing with its dimensions, column 4, lines 44-50).

Claim 22. The device of Claim 20, in which the act of performing a simulation ("lithographic imaging and semiconductor process simulation..." column 2, lines 59-62) includes accessing a table of predetermined values for the etch

Art Unit: 2121

process (fabrication part of the etching process column 4, lines 3-6 dealing with its dimensions, column 4, lines 44-50).

Claim 23. A device that is formed on a wafer (columns 4-5, lines 66-67 and 1-3, respectively) created by the acts of: reading a set of mask/reticle data ("mask error effect can be checked, column 5, lines 58-60)that defines at least one feature to be created lithographically (column 2, lines 56-63); performing an etch simulation ("lithographic imaging and semiconductor process simulation..." column 2, lines 59-62)of etch effects that would occur if a wafer (columns 4-5, lines 66-67 and 1-3, respectively) is exposed ("selected exposure", column 4, lines 44-50) using a mask/reticle corresponding to the set of mask/reticle data ("mask error effect can be checked, column 5, lines 58-60)and etched with an etch process (fabrication part of the etching process column 4, lines 3-6 dealing with its dimensions, column 4, lines 44-50); calculating etch biases from results of the etch simulation; applying previously calculated etch biases within a model-based optical process correction (OPC) (column 4, lines 20-25)loop that adjusts the mask/reticle data ("mask error effect can be checked, column 5, lines 58-60)for optical/resist process distortions; exporting the adjusted mask/reticle data ("mask error effect can be checked, column 5, lines 58-60)to a mask/reticle writer to create a corresponding mask/reticle; and using the mask/reticle to create the device on a wafer (columns 4-5, lines 66-67 and 1-3, respectively).

Claim 24. The device of Claim 23, in which the act of performing a simulation ("lithographic imaging and semiconductor process simulation..." column 2, lines

59-62)includes accessing a set of predetermined rules (“optical rules checker”, column 1, line 59) for the etch process (fabrication part of the etching process column 4, lines 3-6 dealing with its dimensions, column 4, lines 44-50).

Claim 25. The device of Claim 23, in which the act of performing a simulation includes accessing a table of predetermined values for the etch process (fabrication part of the etching process column 4, lines 3-6 dealing with its dimensions, column 4, lines 44-50).

Claim 26. The method of Claim 1, wherein the etch simulation (“lithographic imaging and semiconductor process simulation...” column 2, lines 59-62)determines an increase in size (design choice) of a feature that would be created on a wafer (columns 4-5, lines 66-67 and 1-3, respectively) compared with a target feature size as a result of the etch process (fabrication part of the etching process column 4, lines 3-6 dealing with its dimensions, column 4, lines 44-50) and a corresponding feature in the etch-compensated set of mask/reticle data (“mask error effect can be checked, column 5, lines 58-60)is biased with a corresponding decrease in size (design choice).

Claim 27. The method of Claim 1, wherein the etch simulation (“lithographic imaging and semiconductor process simulation...” column 2, lines 59-62)determines a

decrease in size (design choice) of a feature that would be created on a wafer (columns 4-5, lines 66-67 and 1-3, respectively) compared with a target feature size as a result of the etch process (fabrication part of the etching process column 4, lines 3-6 dealing with its dimensions, column 4, lines 44-50) and a corresponding feature in the etch-compensated set of mask/reticle data ("mask error effect can be checked, column 5, lines 58-60) is biased with a corresponding increase in size (design choice).

Claim 28. The computer readable media of Claim 8, wherein the instructions further cause the computer to determine an increase in size (design choice) of a feature that would be created on a wafer (columns 4-5, lines 66-67 and 1-3, respectively) compared with a target feature size as a result of the etch process (fabrication part of the etching process column 4, lines 3-6 dealing with its dimensions, column 4, lines 44-50) and a corresponding feature in the etch-compensated set of mask/reticle data ("mask error effect can be checked, column 5, lines 58-60) is biased with a corresponding decrease in size (design choice).

Claim 29. The computer readable media of Claim 8, wherein the instructions further cause the computer to determine a decrease in size (design choice) of a feature that would be created on a wafer (columns 4-5, lines 66-67 and 1-3, respectively) compared with a target feature size as a result of the etch process (fabrication part of the etching process column 4, lines 3-6 dealing with its dimensions, column 4,

lines 44-50) and a corresponding feature in the etch-compensated set of mask/reticle data ("mask error effect can be checked, column 5, lines 58-60)is biased with a corresponding increase in size (design choice).

Claim 30. The method of Claim 5, wherein the etch simulation ("lithographic imaging and semiconductor process simulation..." column 2, lines 59-62)determines an increase in size (design choice) of a feature that would be created on a wafer (columns 4-5, lines 66-67 and 1-3, respectively) compared with a target feature size as a result of the etch process (fabrication part of the etching process column 4, lines 3-6 dealing with its dimensions, column 4, lines 44-50) and a corresponding feature in the etch-compensated set of mask/reticle data ("mask error effect can be checked, column 5, lines 58-60)is biased with a corresponding decrease in size (design choice).

Claim 31. The method of Claim 5, wherein the etch simulation ("lithographic imaging and semiconductor process simulation..." column 2, lines 59-62)determines a decrease in size (design choice) of a feature that would be created on a wafer (columns 4-5, lines 66-67 and 1-3, respectively) compared with a target feature size as a result of the etch process (fabrication part of the etching process column 4, lines 3-6 dealing with its dimensions, column 4, lines 44-50) and a corresponding feature in the etch-compensated set of mask/reticle data ("mask error effect can be checked, column 5, lines 58-60)is biased with a corresponding increase in size (design choice).

Claim 32. The computer readable media of Claim 12, wherein the instructions further cause the computer to determine an increase in size (design choice) of a feature that would be created on a wafer (columns 4-5, lines 66-67 and 1-3, respectively) compared with a target feature size as a result of the etch process (fabrication part of the etching process column 4, lines 3-6 dealing with its dimensions, column 4, lines 44-50) and a corresponding feature in the etch-compensated set of mask/reticle data ("mask error effect can be checked, column 5, lines 58-60) is biased with a corresponding decrease in size (design choice).

Claim 33. The computer readable media of Claim 12, wherein the instructions cause the computer to determine a decrease in size (design choice) of a feature that would be created on a wafer (columns 4-5, lines 66-67 and 1-3, respectively) compared with a target feature size as a result of the etch process (fabrication part of the etching process column 4, lines 3-6 dealing with its dimensions, column 4, lines 44-50) and a corresponding feature in the etch-compensated set of mask/reticle data ("mask error effect can be checked, column 5, lines 58-60) is biased with a corresponding increase in size (design choice).



## ***Section II: Response to Arguments***

### ***Claim Objections***

7. Applicants are thanked for addressing these issues. Objections are withdrawn.

### ***102(e)/103(a)***

8. Applicants' arguments, see pages 9-10, filed 05/16/2007, with respect to the rejection(s) of claim(s) 1-4,8-11,20-22 and 5-7,12-14,23-25 under 35 U.S.C. 102(e) and 103(a), respectively have been fully considered and are persuasive. Therefore, the rejection has been withdrawn. However, upon further consideration, a new ground of rejection is made in view of Kim.

### ***Conclusion***

9. Applicants' amendment necessitated the new grounds of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any

Art Unit: 2121

extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Mr. Tom Stevens whose telephone number is 571-272-3715.

If attempts to reach the examiner by telephone are unsuccessful, please contact examiner's supervisor Mr. Anthony Knight 571-272-3687. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Answers to questions regarding access to the Private PAIR system, contact the Electronic Business Center (EBC) (toll-free (866-217-9197)).



Anthony Knight  
Supervisory Patent Examiner  
Tech Center 2100